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了基于 SOPC 技术的设计方案。 
然后针对本系统的硬件设计、基于 FPGA 的 SOPC 设计和软件驱动设计等方面展开






























With the development of VLSI and imbedded technologies ， embedded video 
communication terminals are becoming the main steam of video communication products. 
Remote Monitoring is a method to inspect and control the remote manufacture，exercise of 
instruments by local computer. Nowadays, many monitor system use Internet or Internet to 
implement the object and these ways has been used into many fields such as visual meeting, 
remote manufacture factory and remote diagnose. The best advantage is the long transmission 
route. The data and video can transmit to the inspector on time between different distinct, so 
this is important to the development for the monitor industry. The thesis developed an 
embedded platform for the networked video communication terminals and implemented the 
hardware modules of video capturing ， encoding-decoding and real-time network 
communicating based on Altera’s EP2C70F896C6. 
Firstly, introduces the background of the network surveillance system. Some successful 
schemes of embedded web digital camera are analyzed and compared to propose a basic 
structure of embedded web digital camera, which is a feasible scheme based on SOPC. 
 Then three main parts are expounded in details, including hardware design, SOPC design 
and software driver design. The multi-monitor system based on Altera soft-core CPU Nios II 
and μC-OS II operating system. The function is to accept the order of inspector to withdraw 
the data and graph from the fields and deliver them to the remote inspector. The system uses 
the most advantageous SOPC technology to develop i.e. combine the CPU, memory and 
other controllers to one IC by configuration. So one hand it can improve the whole capability 
and integration level and use operating system to implement multi-mission, real time and 
concurrent operation. 
Lastly, system test and operating results are introduced. It has been shown the embedded 
web digital camera scheme based on SOPC is correct and feasible. The experimental results 
proved that the system was stable and portable. The hard-and –software modulated design 
ensures easy expedience. This hardware platform can be employed to investigate more 
efficient video code and thus to be widely used in practical multimedia communication 
systems with different communication interfaces. 
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第一章   绪   论 



















点。SOPC 技术是 Altera 公司提出的一种灵活、高效的片上系统设计方案。它的实质
是 SOC(System on Chip)设计技术，与其他 SOC 设计技术相比，它的特点在于可编程
性，也即它利用现场可编程门阵列(FPGA)器件的可编程性来进行 SOC 设计。SOPC 的




性和 IP 功能模块的可重用性, 易于保证产品的差异性和缩短面市时间，它无需库存
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FPGA 嵌入 Nios II 作为 SOPC 系统平台。 















于 FPGA 的 SOPC 技术开发实现了嵌入式网络视频监控终端，并对网络视频监控终端的各
项功能进行研究与实践。 










式监控系统主要有以下几种：以 MCU(Micro Control Unit，微型控制器)为核心、以 DSP



































统；第三，在性能方面，使用 FGPA 片上的可编程软核 CPU，如 Nios II 不亚于以 ARM
内核的 CPU；最后，在系统拓展方面，在 FPGA 芯片上不仅可以实现单 CPU 系统，而











样的背景及意义下对基于 SOPC 的网络视频监控终端进行研究与设计。 
1.3  本文的主要研究内容 
本论文基于 SOPC 技术，主要对嵌入式网络视频监控终端的研究与开发展开论述。
在课题研究中，以 ALTERA 公司生产的 Cyclone II 系列 FPGA 作为主要开发平台，在
CCD 图像传感器 TRDB-D5M 的配合下，分别与 SD 卡控制芯片和网络 DM9000A 芯片
相连，实现网络视频监控系统。其中 FPGA 内部包括主处理器和视频采集控制器两个子
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